

Overview

Capacity - MLC : 4GB up to 128GB Flash Type - Toshiba 15nm MLC Bus Speed Mode 64GB: UHS- I Power Consumption - Power Up Current < 250uA - Standby Current < 1000uA - Read Current 400mA - Write Current < 400mA Performance - Read: Up to 95 MB/s - Write: Up to 90 MB/s CPRM (Content Protection for Recordable Media)	MTBF - More than 3,000,000 hours Advanced Flash Management - Static and Dynamic Wear Leveling - Bad Block Management - SMART Function - Auto-Read Refresh - Data Clone System - Embedded Mode Storage Temperature Range -40°C ~ 85°C Operation Temperature Range - Enhanced grade -25°C ~ 85°C
	RoHS compliant
	EMI compliant

Performance and Power Consumption

Process	Capacity	Flash Structure	Performance		Power Consumption (Maximum)		
			TestMetrixTest @500MB		Read (mA)	Write (mA)	Idle (uA)
			Read (MB/s)	Write (MB/s)			
15nm	64GB	TSB 16GB x 4, SIP	95	90	400	400	1000

NOTE:

For more details on Power Consumption, please refer to Chapter 5.1.

Power Consumption may differ according to flash configuration, SDR configuration, or platform.

Part Number

AMPSD064G3S-00WS1YE-S2

Capacity

64GB

1. INTRODUCTION

1.1. General Description

The Secure Digital (SD) card version 3.0 is fully compliant with the specification released by SD Card Association. The Command List supports [Part 1 Physical Layer Specification Ver3.01 Final] definitions. Card capacities of non-secure area and secure area support [Part 3 Security Specification Ver3.0 Final] Specifications.

The SD 3.0 card is based on 9-pin interface, designed to operate at a maximum operating frequency of 100MHz. It can alternate communication protocol between the SD mode and SPI mode. It performs data error detection and correction with very low power consumption. The Card capacity could reach 128GB FAT32 SDXC.

This Industrial Secure Digital 3.0 card is one of the most popular cards today based on its high performance, good reliability and wide compatibility. Not to mention that it's well adapted for hand-held applications in semi-industrial/medical markets already. Moreover, with customized firmware technique, the industrial SD 3.0 can be configured with pSLC SD Mode and presents outstanding performance along with better P/E cycles.

1.2. Flash Management

1.2.1. Error Correction Code (ECC)

Flash memory cells will deteriorate with use, which might generate random bit errors in the stored data. The card controller applies the BCH ECC Algorithm that can detect and correct errors occur during Read process, ensure data been read correctly, as well as protect data from corruption.

1.2.2. Wear Leveling

NAND Flash devices can only undergo a limited number of program/erase cycles, and in most cases, the flash media are not used evenly. If some area get updated more frequently than others, the lifetime of the device would be reduced significantly. Thus, Wear Leveling technique is applied to extend the lifespan of NAND Flash by evenly distributing write and erase cycles across the media. The card provides advanced Wear Leveling algorithm that can efficiently spread out the flash usage through the whole flash media area. Moreover, by implementing both dynamic and static Wear Leveling algorithms, the life expectancy of the NAND Flash is greatly improved.

1.2.3. Bad Block Management

Bad blocks are blocks that include one or more invalid bits, and their reliability is not guaranteed. Blocks that are identified and marked as bad by the manufacturer are referred to as "Initial Bad Blocks". Bad blocks that are developed during the lifespan of the flash are named "Later Bad Blocks". The card applies an efficient bad block management algorithm to detect the factory-produced bad blocks and manages any bad blocks that appear with use. This practice further prevents data being stored into bad blocks and improves the data reliability.

1.2.4. Smart Function

SMART, an acronym for Self-Monitoring, Analysis and Reporting Technology, is a special function that allows a memory device to automatically monitor its health. AMP Inc.'s storage provides a program name SmartInfo Tool to monitor the health of the card. This tool will display the controller version, flash type, firmware version, endurance life ratio, good block ratio, and so forth. In addition, a warning message will appear under the following 3 conditions:

- (1) When the life ratio remained is less than **10%**,
- (2) When the amount of abnormal power on is more than **3,500** cycles, and
- (3) When there are less than **5** usable blocks for replacing bad blocks.

1.2.5. Auto-Read Refresh

Auto-Read Refresh is especially applied on devices that read data mostly but rarely write data, such as GPS. When blocks are continuously read, then the device cannot activate wear leveling since it can only be applied while writing data. Thus, errors will accumulate and become uncorrectable. Accordingly, to avoid errors exceed the amount ECC can correct and blocks turn bad, the firmware will automatically refresh the bit errors when the error number in one block approaches the threshold, ex., 24 bits.

1.2.6. Data Clone System (DCS)

DCS is a function which minimizes the chance of data lost in the event of sudden power lost. When power lost occurred during writing, there will always be a chance where the data become corrupted. To counter this, the firmware will perform extra writing of data to a buffer block. In the event of a sudden power loss, during the next power up, ECC will be checked on the original target block. If ECC was discovered, the firmware will copy the same data from the buffer block and replace the corrupted data in the original target block. This will greatly reduce the chance of the corrupted data being used continuously.

1.2.7. Embedded Mode3

Embedded mode is a function specially designed for operating systems that do not utilize FAT. Often under non Windows OS, for example Linux or customized host, wear leveling mechanism of these cards will be affected or even disabled in some cases. With embedded mode activated, the cards ensure that under any circumstances, wear leveling mechanism can operate normally to keep the usage of blocks even throughout the card's life cycle. This is especially a great add-on for security cameras or drive recorders.

2. PRODUCT SPECIFICATIONS

- **Capacity**

MLC: 64GB (Industrial Grade)

- **Operation Temp. Range**

Enhanced Series: -25°C to +85°C

- **Storage Temp. Range**

-40~+85°C

- **Support SD system specification version 3.0**

- **Card capacity of non-secure area and secure area support [Part 3 Security Specification Ver3.0 Final] Specifications**

- **Support SD SPI mode**

- **Designed for read-only and read/write cards**

- **Bus Speed Mode (use 4 parallel data lines)**

- **UHS-I mode**

- SDR104: 1.8V signaling, frequency up to 208MHz, up to 104MB/sec

Note: Timing in 1.8V signaling is different from that of 3.3V signaling.

- **The command list supports [Part 1 Physical Layer Specification Ver3.1 Final] definitions**

- **Copyrights Protection Mechanism**

- Compliant with the highest security of SDMI standard

- **Support CPRM (Content Protection for Recordable Media) of SD Card**

- **Card removal during read operation will never harm the content**

- **Password Protection of cards (optional)**

- **Write Protect feature using mechanical switch**

- **Built-in write protection features (permanent and temporary)**

- **+4KV/-4KV ESD protection in contact pads**

- **Operation voltage range: 2.7 ~ 3.6V**

Performance

MLC

Process	Capacity	Mode	Flash Structure	Sequential	
				Read (MB/s)	Write (MB/s)
15nm	64GB	UHS-I	16GB x 4, SIP	95	90

NOTES:

1. The performance is obtained from TestMetrix Test (@500MB).
2. Samples are made of Toshiba MLC NAND Flash.
3. Performance may vary from flash configuration and platform.
4. The table above is for your reference only. The criteria for MP (mass production) and for accepting goods shall be discussed based on different flash configuration.

3. ENVIRONMENTAL SPECIFICATIONS

3.1. Environmental Conditions

Temperature and Humidity

- Storage Temperature Range
-40°C ~ 85°C
- Operation Temperature Range
Enhanced Grade: -25°C ~ 85°C

Table 3-1 High Temperature Test Condition (Industrial)

	Temperature	Humidity	Test Time
Operation	85°C	0% RH	300 hours
Storage	85°C	0% RH	500 hours

Table 3-2 Low Temperature Test Condition (Industrial)

	Temperature	Humidity	Test Time
Operation	-40°C	0% RH	168 hours
Storage	-40°C	0% RH	500 hours

Table 3-3 High Humidity Test Condition (Industrial)

	Temperature	Humidity	Test Time
Operation	55°C	95% RH	4 hours
Storage	55°C	95% RH	500 hours

Table 3-4 Temperature Cycle Test (Industrial)

	Temperature	Test Time	Cycle
Operation	-40°C	30 min	20 Cycles
	85°C	30 min	
Storage	-40°C	30 min	50 Cycles
	85°C	30 min	

Shock

Table 3-5 Shock Specification

	Acceleration Force	Half Sin Pulse Duration
Industrial SD card	1500G	0.5ms

Vibration

Table 3-6 Vibration Specification

	Condition		Vibration Orientation
	Frequency/Displacement	Frequency/Acceleration	
Industrial SD card	20Hz~80Hz/1.52mm	80Hz~2000Hz/20G	X, Y, Z axis/30 min for each

Drop

Table 3-7 Drop Specification

	Height of Drop	Number of Drop
Industrial SD card	150cm free fall	6 face of each unit

Bending

Table 3-8 Bending Specification

	Force	Action
Industrial SD card	≥ 10N	Hold 1min/5times

Torque

Table 3-9 Torque Specification

	Force	Action
Industrial SD card	0.1N-m or +/-2.5 deg	Hold 30 seconds/5times

Salt Spray Test

Table 3-14 Salt Spray Specification

	Condition	Action
Industrial SD/microSD card	Concentration: 3% NaCl Temperature: 35°C	Storage for 24 HRS

Waterproof Test

Table 3-15 Waterproof Specification

	Condition	Action
Industrial SD/microSD card	Water temperature: 25°C Water depth: The lowest point of unit is locating 1000mm below surface.	Storage for 30 mins

Electrostatic Discharge (ESD)

Table 3-10 Contact ESD Specification

	Condition	Result
Industrial SD card	Contact: +/- 4KV each item 25 times Air: +/- 8KV 10 times	PASS

EMI Compliance

- FCC: CISPR22
- CE: EN55022
- BSMI 13438

3.2. MTBF

MTBF, an acronym for Mean Time Between Failures, is a measure of a device's reliability. Its value represents the average time between a repair and the next failure. The measure is typically in units of hours. The higher the MTBF value, the higher the reliability of the device. The predicted result of this

4. SD CARD COMPARISON

Table 4-1 Comparing SD3.0 Standard and SD3.0 SDXC

	SD3.0 Standard (Backward compatible to 2.0 host)	SD3.0 SDHC (Backward compatible to 2.0 host)	SD3.0 SDXC
Addressing Mode	Byte(1 byte unit)	Block(512 byte unit)	Block(512 byte unit)
HCS/CCS bits of ACMD41	Support	Support	Support
CMD8 (SEND_IF_COND)	Support	Support	Support
CMD16 (SET_BLOCKLEN)	Support	Support(Only CMD42)	Support(Only CMD42)
Partial Read	Support	Not Support	Not Support
Lock/Unlock Function	Mandatory	Mandatory	Mandatory
Write Protect Groups	Optional	Not Support	Not Support
Supply Voltage 2.0v – 2.7v (for initialization)	Not Support	Not Support	Not Support
Total Bus Capacitance for each signal line	40pF	40pF	40pF
CSD Version (CSD_STRUCTURE Value)	1.0 (0x0)	2.0 (0x1)	2.0 (0x1)
Speed Class	Optional	Mandatory (Class 2 / 4 / 6 / 10)	Mandatory (Class 2 / 4 / 6 / 10)

5. ELECTRICAL SPECIFICATIONS

5.1. Power Consumption

The table below is the power consumption.

Table 5-1 Power Consumption of Industrial SD card (Maximum)

Process	Capacity	Flash Structure	Read (mA)	Write (mA)	Idle (uA)
15nm	64GB	16GB x 4, SIP	400	400	1000

NOTE:

1. Data transfer mode is single channel.
2. Power Consumption may differ according to flash configuration, SDR configuration, or platform.

5.2. DC Characteristic

5.2.1. Bus Operation Conditions for 3.3V Signaling

Table 5-2 Threshold Level for High Voltage Range

Parameter	Symbol	Min.	Max	Unit	Condition
Supply Voltage	V_{DD}	2.7	3.6	V	
Output High Voltage	V_{OH}	$0.75 \cdot V_{DD}$		V	$IOH = -2mA$ V_{DD} Min
Output Low Voltage	V_{OL}		$0.125 \cdot V_{DD}$	V	$IOL = 2mA$ V_{DD} Min
Input High Voltage	V_{IH}	$0.625 \cdot V_{DD}$	$V_{DD} + 0.3$ V		
Input Low Voltage	V_{IL}	$V_{SS} - 0.3$	$0.25 \cdot V_{DD}$	V	
Power Up Time			250	ms	From 0V to V_{DD} min

Table 5-3 Peak Voltage and Leakage Current

Parameter	Symbol	Min	Max.	Unit	Remarks
Peak voltage on all lines		-0.3	V _{DD} +0.3	V	
All Inputs					
Input Leakage Current		-10	10	uA	
All Outputs					
Output Leakage Current		-10	10	uA	

Table 5-4 Threshold Level for 1.8V Signaling

Parameter	Symbol	Min.	Max	Unit	Condition
Supply Voltage	V _{DD}	2.7	3.6	V	
Regulator Voltage	V _{DDIO}	1.7	1.95	V	Generated by V _{DD}
Output High Voltage	V _{OH}	1.4	-	V	I _{OH} = -2mA
Output Low Voltage	V _{OL}	-	0.45	V	I _{OL} = 2mA
Input High Voltage	V _{IH}	1.27	2.00	V	
Input Low Voltage	V _{IL}	Vss-0.3	0.58	V	

Table 5-5 Input Leakage Current for 1.8V Signaling

Parameter	Symbol	Min	Max.	Unit	Remarks
Input Leakage Current		-2	2	uA	DAT3 pull-up is disconnected.

5.2.2. Bus Signal Line Load




Figure 5-1 Bus Circuitry Diagram

Bus Operation Conditions – Signal Line's Load


$$\text{Total Bus Capacitance} = C_{\text{HOST}} + C_{\text{BUS}} + N C_{\text{CARD}}$$

Parameter	Symbol	Min	Max	Unit	Remark
Pull-up resistance	R_{CMD} R_{DAT}	10	100	k Ω	to prevent bus floating
Total bus capacitance for each signal line	C_L		40	pF	1card $C_{\text{HOST}} + C_{\text{BUS}}$ shall not exceed 30 pF
Card Capacitance for each signal pin	C_{CARD}		10	pF	
Maximum signal line inductance			16	nH	
Pull-up resistance inside card (pin1)	R_{DAT3}	10	90	k Ω	detection
Capacity Connected to Power Line	C_C		5	uF	To prevent inrush current

<Note 1> SD and eMMC(4.51) controller, so the maximum of eMMC capacitance will be 12pF.

5.2.3. Power Up Time

Host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.



Power On or Power Cycle

Followings are requirements for Power on and Power cycle to assure a reliable SD Card hard reset.

- (1) Voltage level shall be below 0.5V.
- (2) Duration shall be at least 1ms.

Power Supply Ramp Up

The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage which is stable between VDD (min.) and VDD (max.) and host can supply SDCLK.

Followings are recommendations of Power ramp up:

- (1) Voltage of power ramp up should be monotonic as much as possible.
- (2) The minimum ramp up time should be 0.1ms.
- (3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.


Power Down and Power Cycle

1. When the host shuts down the power, the card VDD shall be lowered to less than 0.5Volt for a minimum period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.
2. If the host needs to change the operating voltage, a power cycle is required. Power cycle means the power is turned off and supplied again. Power cycle is also needed for accessing cards that are already in Inactive State. To create a power cycle the host shall follow the power down description before power up the card (i.e. the card VDD shall be once lowered to less than 0.5Volt for a minimum period of 1ms).


5.2.4. Power Up Time of Card

A device shall be ready to accept the first command within 1ms from detecting VDD min.


Device may use up to 74 clocks for preparation before receiving the first command.




5.3. AC Characteristic



5.3.1. SD Interface Timing (Default)



Card Input Timing (Default Speed Card)





Card Output Timing (Default Speed Mode)

Parameter	Symbol	Min	Max	Unit	Remark
Clock CLK (All values are referred to min(VIH) and max(VIL))					
Clock frequency Data Transfer Mode	f_{PP}	0	25	MHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock frequency Identification Mode	f_{OD}	0(1)/100	400	kHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock low time	t_{WL}	10		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock high time	t_{WH}	10		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock rise time	t_{TLH}		10	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock fall time	t_{THL}		10	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Inputs CMD, DAT (referenced to CLK)					
Input set-up time	t_{ISU}	5		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Input hold time	t_{IH}	5		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs CMD, DAT (referenced to CLK)					
Output Delay time during Data Transfer Mode	t_{ODLY}	0	14	ns	$C_L \leq 40 \text{ pF}$ (1 card)
Output Delay time during Identification Mode	t_{ODLY}	0	50	ns	$C_L \leq 40 \text{ pF}$ (1 card)

(1) 0Hz means to stop the clock. The given minimum frequency range is for cases where continuous clock is required.

5.3.2. SD Interface Timing (High-Speed Mode)



Parameter	Symbol	Min	Max	Unit	Remark
Clock CLK (All values are referred to min(VIH) and max(VIL))					
Clock frequency Data Transfer Mode	f_{PP}	0	50	MHz	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock low time	t_{WL}	7		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock high time	t_{WH}	7		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock rise time	t_{TLH}		3	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Clock fall time	t_{THL}		3	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Inputs CMD, DAT (referenced to CLK)					
Input set-up time	t_{ISU}	6		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Input hold time	t_{IH}	2		ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs CMD, DAT (referenced to CLK)					
Output Delay time during Data Transfer Mode	t_{ODLY}		14	ns	$C_L \leq 40 \text{ pF}$ (1 card)
Output Hold time	T_{OH}	2.5		ns	$C_L \leq 15 \text{ pF}$ (1 card)
Total System capacitance of each line ¹	C_L		40	pF	$C_L \leq 15 \text{ pF}$ (1 card)

(1) In order to satisfy severe timing, the host shall drive only one card.

5.3.3. SD Interface Timing (SDR12, SDR25, SDR50 and SDR104 Modes)





Table 5-6 Clock Signal Timing

Symbol	Min	Max	Unit	Remark
t_{CLK}	4.80	-	ns	208MHz (Max.), Between rising edge, $V_{CT} = 0.975V$
t_{CR}, t_{CF}	-	$0.2 * t_{CLK}$	ns	$t_{CR}, t_{CF} < 0.96ns$ (max.) at 208MHz, $C_{CARD} = 10pF$ $t_{CR}, t_{CF} < 2.00ns$ (max.) at 100MHz, $C_{CARD} = 10pF$ The absolute maximum value of t_{CR}, t_{CF} is 10ns regardless of clock frequency
Clock Duty	30	70	%	

SDR50 and SDR104 Input Timing




Card Input Timing

Symbol	Min	Max	Unit	SDR104 Mode
t_{IS}	1.40	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t_{IH}	0.8 ¹	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$
Symbol	Min	Max	Unit	SDR104 Mode
t_{IS}	3.00	-	ns	$C_{CARD} = 10pF, V_{CT} = 0.975V$
t_{IH}	0.80	-	ns	$C_{CARD} = 5pF, V_{CT} = 0.975V$

<Note 1> PS8210 is SD and eMMC(4.51) controller, so the maximum CCARD becomes 12pF and minimum of tIH will be 1.10 ns.

Output (SDR12, SDR25, SDR50)




Output Timing of Fixed Data Window

Table 5-7 Output Timing of Fixed Data Window


Symbol	Min	Max	Unit	Remark
t_{ODLY}	-	7.5	ns	$t_{CLK} \geq 10.0ns, CL=30pF$, using driver Type B, for SDR50
t_{ODLY}	-	14	ns	$t_{CLK} \geq 20.0ns, CL=40pF$, using driver Type B, for SDR25 and SDR12,
TOH	1.5	-	ns	Hold time at the tODLY (min.), CL=15pF

Output(SDR104 Modes)




Symbol	Min	Max	Unit	Remark
t_{OP}	0	2	UI	Card Output Phase
Δt_{OP}	-350	+1550	ps	Delay variable due to temperature change after tuning
t_{ODW}	0.60	-	UI	$t_{ODW} = 2.88ns$ at 208MHz

5.3.4. SD Interface Timing (DDR50 Mode)



Clock Signal Timing

Symbol	Min	Max	Unit	Remark
t_{CLK}	20	-	ns	50MHz (Max.), Between rising edge
t_{CR}, t_{CF}	-	$0.2 * t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00\text{ns}$ (max.) at 50MHz, CCARD=10pF
Clock Duty	45	55	%	



Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode

Table 5-8 Bus Timings – Parameters Values (DDR50 Mode)

Parameter	Symbol	Min	Max	Unit	Remark
Input CMD (referenced to CLK rising edge)					
Input set-up time	t_{ISU}	6	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Input hold time	t_{IH}	0.8	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Output CMD (referenced to CLK rising edge)					
Output Delay time during Data Transfer Mode	t_{ODLY}		13.7	ns	$C_L \leq 30 \text{ pF}$ (1 card)
Output Hold time	T_{OH}	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)
Inputs DAT (referenced to CLK rising and falling edges)					
Input set-up time	t_{ISU2x}	3	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Input hold time	t_{IH2x}	0.8	-	ns	$C_{card} \leq 10 \text{ pF}$ (1 card)
Outputs DAT (referenced to CLK rising and falling edges)					
Output Delay time during Data Transfer Mode	t_{ODLY2x}	-	7.0	ns	$C_L \leq 25 \text{ pF}$ (1 card)
Output Hold time	T_{OH2x}	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)

6. INTERFACE

6.1. Pad Assignment and Descriptions




Table 6-1 SD Memory Card Pad Assignment

pin	SD Mode			SPI Mode		
	Name	Type ¹	Description	Name	Type	Description
1	CD/DAT3 ²	I/O/PP ³	Card Detect/Data Line[bit3]	CS	I ³	Chip Select (net true)
2	CMD	PP	Command/Response	DI	I	Data In
3	V _{SS1}	S	Supply voltage ground	V _{SS}	S	Supply voltage ground
4	V _{DD}	S	Supply voltage	V _{DD}	S	Supply voltage
5	CLK	I	Clock	SCLK	I	Clock
6	V _{SS2}	S	Supply voltage ground	V _{SS2}	S	Supply voltage ground
7	DAT0	I/O/PP	Data Line[bit0]	DO	O/PP	Data Out
8	DAT1	I/O/PP	Data Line[bit1]	RSV		
9	DAT2	I/O/PP	Data Line[bit2]	RSV		

1. S: power supply, I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers.
2. The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET_BUS_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode as well while they are not used. It is defined so in order to keep compatibility to MultiMedia Cards.
3. At power up, this line has a 50KOhm pull up enabled in the card. This resistor serves two functions: Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode, it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user during regular data transfer with SET_CLR_CARD_DETECT (ACMD42) command.

Name	Width	Description
CID	128bit	Card identification number; card individual number for identification. Mandatory
RCA1	16bit	Relative card address; local system address of a card, dynamically suggested by the card and approved by the host during initialization. Mandatory
DSR	16bit	Driver Stage Register; to configure the card's output drivers. Optional
CSD	128bit	Card Specific Data; information about the card operation conditions. Mandatory
SCR	64bit	SD Configuration Register; information about the SD Memory Card's Special Features capabilities. Mandatory
OCR	32bit	Operation conditions register. Mandatory.
SSR	512bit	SD Status; information about the card proprietary features. Mandatory
OCR	32bit	Card Status; information about the card status. Mandatory

(1) RCA register is not used (or available) in SPI mode.

7. PHYSICAL DIMENSIONS

Dimensions: 3 2mm(L) x 24mm(W) x 2.1mm(H)

